

# 650V SuperGaN® FET in TO-263 (source tab)

#### **Description**

The TP65H050G4BS 650V, 50 m $\Omega$  gallium nitride (GaN) FET is a normally-off device using Transphorm's Gen IV platform. It combines a state-of-the-art high voltage GaN HEMT with a low voltage silicon MOSFET to offer superior reliability and performance.

The Gen IV SuperGaN® platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge.

#### **Related Literature**

- ANOOO9: Recommended External Circuitry for GaN FETs
- ANOOO3: Printed Circuit Board Layout and Probing


### **Ordering Information**


Part Number	Package	Package Configuration
TP65H050G4BS	T0-263	Source Tab

#### TP65H050G4BS T0-263 (top view)









**Cascode Device Structure** 

#### **Features**

- JEDEC qualified GaN technology
- Dynamic R<sub>DS(on)eff</sub> production tested
- · Robust design, defined by
  - Wide gate safety margin
  - Transient over-voltage capability
- Enhanced inrush current capability
- Very low Q<sub>RR</sub>
- · Reduced crossover loss

#### **Benefits**

- Enables AC-DC bridgeless totem-pole PFC designs
  - Increased power density
  - Reduced system size and weight
  - Overall lower system cost
- Achieves increased efficiency in both hard- and softswitched circuits
- Easy to drive with commonly-used gate drivers
- · GSD pin layout improves high speed design

### **Applications**

- Datacom
- Broad industrial
- PV inverter
- Servo motor







Key Specifications		
V <sub>DSS</sub> (V)	650	
V <sub>DSS(TR)</sub> (V)	800	
$R_{DS(on)eff}(m\Omega)\;max^*$	60	
Q <sub>RR</sub> (nC) typ	120	
Q <sub>G</sub> (nC) typ	16	

<sup>\*</sup> Dynamic on-resistance; see Figures 18 and 19

# **Absolute Maximum Ratings** ( $T_c$ =25 $^{\circ}$ C unless otherwise stated.)

Symbol	Parame	Parameter		Unit
$V_{DSS}$	Drain to source voltage (T <sub>J</sub> = -	55°C to 150°C)	650	
$V_{\text{DSS}(\text{TR})}$	Transient drain to source volta	age <sup>a</sup>	800	V
V <sub>GSS</sub>	Gate to source voltage		±20	
P <sub>D</sub>	Maximum power dissipation @	⊚T <sub>C</sub> =25°C	119	W
1	Continuous drain current @Tc	Continuous drain current @T <sub>C</sub> =25°C b		А
$I_{D}$	Continuous drain current @T <sub>C</sub> =100°C b		22	А
Ірм	Pulsed drain current (pulse w	Pulsed drain current (pulse width: 10µs)		А
T <sub>C</sub>	Operating temperature	Case	-55 to +150	°C
TJ	Junction		-55 to +150	°C
Ts	Storage temperature		-55 to +150	°C
T <sub>SOLD</sub>	Soldering peak temperature °		260	°C

#### Notes:

In off-state, spike duty cycle D<0.01, spike duration <30µs, non repetitive

For increased stability at high current operation, see Circuit Implementation on page 3 b.


Reflow MSL3

### **Thermal Resistance**

Symbol	Parameter	Maximum	Unit	
R <sub>OJC</sub>	Junction-to-case	1.05	°C/W	
R <sub>OJA</sub>	Junction-to-ambient	40	°C/W	

2

### **Circuit Implementation**



Simplified Half-bridge Schematic (See also on Figure 14)

For additional gate driver options/configurations, please see Application Note ANOOO9

Layout Recommendations Gate Loop:

- Gate Driver: SiLab Si823x/Si827x
- Keep gate loop compact
- Minimize coupling with power loop

Power loop: (For reference see page 13)

- Minimize power loop path inductance
- Minimize switching node coupling with high and low power plane
- Add DC bus snubber to reduce to voltage ringing
- Add Switching node snubber for high current operation

Recommended gate drive: (0V, 12V) with R<sub>G</sub>=  $30\Omega$ 

Gate Ferrite Bead (FB1)	Required DC Link RC Snubber (RCDCL) a	Recommended Switching Node RC Snubber (RC <sub>SN</sub> ) <sup>b</sup>
$200-300\Omega$ at $100\text{MHz}$	[4.7nF + 8Ω] x 2	Not necessary b

#### Notes:

- a. RC<sub>DCL</sub> should be placed as close as possible to the drain pin
- b.  $RC_{SN}$  (200pF + 5 $\Omega$ ) is needed only if  $R_G$  is smaller than recommendations

## **Electrical Parameters** (T<sub>J</sub>=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward D	Forward Device Characteristics						
V <sub>DSS(BL)</sub>	Drain-source voltage	650	_	_	V	V <sub>GS</sub> =0V	
V <sub>GS(th)</sub>	Gate threshold voltage	3.3	4	4.8	V		
$\Delta V_{GS(th)}/T_J$	Gate threshold voltage temperature coefficient	_	-6.2	_	mV/°C	$V_{DS}=V_{GS}$ , $I_{D}=0.7$ mA	
R <sub>DS(on)eff</sub>	Drain-source on-resistance a	_	50	60	mΩ	V <sub>GS</sub> =10V, I <sub>D</sub> =22A	
NDS(on)eff	Dialit-source off-resistance	_	105	_	11152	V <sub>GS</sub> =10V, I <sub>D</sub> =22A, T <sub>J</sub> =150°C	
	Dunin to account lands account	_	4	40		V <sub>DS</sub> =650V, V <sub>GS</sub> =0V	
I <sub>DSS</sub>	Drain-to-source leakage current	_	15	_	μA	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =150°C	
		_	_	100	4	V <sub>GS</sub> =20V	
I <sub>GSS</sub>	Gate-to-source forward leakage current	_	_	-100	- nA	V <sub>GS</sub> =-20V	
C <sub>ISS</sub>	Input capacitance	_	1000	_		V <sub>GS</sub> =0V, V <sub>DS</sub> =400V, <i>f</i> =1MHz	
Coss	Output capacitance	_	110	_	рF		
C <sub>RSS</sub>	Reverse transfer capacitance	_	6	_			
C <sub>O(er)</sub>	Output capacitance, energy related b	_	164	_	_	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V to 400V	
C <sub>O(tr)</sub>	Output capacitance, time related °	_	280	_	pF		
Q <sub>G</sub>	Total gate charge	_	16	24			
Q <sub>GS</sub>	Gate-source charge	_	6	_	nC	$V_{DS}$ =400V, $V_{GS}$ =0V to 10V, $I_{D}$ =22A	
Q <sub>GD</sub>	Gate-drain charge	_	5	_			
Qoss	Output charge	_	120	_	nC	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V to 400V	
t <sub>D(on)</sub>	Turn-on delay	_	49.2	_	ns	$V_{DS}$ =400V, $V_{GS}$ =0V to 10V, $I_D$ =22A, $Rg$ =45 $\Omega$ , $Z_{FB}$ =240 $\Omega$ at 100MHz (See Figure 14)	
t <sub>R</sub>	Rise time	_	11.3	_			
t <sub>D(off)</sub>	Turn-off delay	_	88.3	_			
t <sub>F</sub>	Fall time	_	10.9	_	1		

#### Notes:

a. Dynamic on-resistance; see Figures 17 and 18 for test circuit and conditions

b. Equivalent capacitance to give same stored energy as  $V_{DS}$  rises from OV to 400V

c. Equivalent capacitance to give same charging time as  $V_{\text{DS}}$  rises from 0V to 400V

# **Electrical Parameters** (T<sub>J</sub>=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Reverse Dev	Reverse Device Characteristics						
Is	Reverse current	_	_	22	А	V <sub>GS</sub> =0V, T <sub>C</sub> =100°C, ≤25% duty cycle	
$V_{SD}$	Reverse voltage <sup>a</sup>	_	2.2	2.6	V	V <sub>GS</sub> =0V, I <sub>S</sub> =22A	
VSD	Neverse voltage "	_	1.6	1.9	V	V <sub>GS</sub> =0V, I <sub>S</sub> =11A	
t <sub>RR</sub>	Reverse recovery time	_	50	_	ns	I <sub>S</sub> =22A, V <sub>DD</sub> =400V	
$Q_{RR}$	Reverse recovery charge	_	120	_	nC	IS-22A, VDD-400V	
(di/dt) <sub>RM</sub>	Reverse diode di/dt <sup>b</sup>	_	_	2500	A/µs	Circuit implementation and parameters on page 3	

#### Notes:

5

Includes dynamic R<sub>DS(on)</sub> effect

Reverse conduction di/dt will not exceed this max value with recommended R<sub>G</sub>.

### **Typical Characteristics** (T<sub>C</sub>=25 °C unless otherwise stated)




Figure 1. Typical Output Characteristics T<sub>J</sub>=25 °C

Parameter: V<sub>GS</sub>




Figure 2. Typical Output Characteristics T<sub>J</sub>=150 °C

Parameter: V<sub>GS</sub>




Figure 3. Typical Transfer Characteristics

 $V_{DS}$ =20V, parameter: T<sub>J</sub>





Figure 4. Normalized On-resistance  $I_D=30A,\ V_{GS}=8V$ 

## **Typical Characteristics** (T<sub>C</sub>=25 °C unless otherwise stated)







Figure 5. Typical Capacitance  $V_{GS}$ =0V, f=1MHz

Figure 6. Typical Coss Stored Energy









Figure 8. Typical Gate Charge I<sub>DS</sub>=32A, V<sub>DS</sub>=400V

### **Typical Characteristics** (Tc=25°C unless otherwise stated)






Figure 9. Power Dissipation

Figure 10. Current Derating Pulse width  $\leq 10\mu s$ ,  $V_{GS} \geq 10V$ 




Figure 11. Forward Characteristics of Rev. Diode  $I_S {=} f(V_{SD}), \ parameter; \ T_J$ 




Figure 12. Transient Thermal Resistance

# **Typical Characteristics** ( $T_C$ =25 $^{\circ}$ C unless otherwise stated)





Figure 13. Safe Operating Area T<sub>C</sub>=25°C

transphormusa.com

### **Test Circuits and Waveforms**



**Figure 14. Switching Time Test Circuit** (see circuit implementation on page 3 for methods to ensure clean switching)




Figure 15. Switching Time Waveform




Figure 16. Diode Characteristics Test Circuit




Figure 17. Diode Recovery Waveform




Figure 18. Dynamic R<sub>DS(on)eff</sub> Test Circuit




Figure 19. Dynamic RDS(on)eff Waveform

### **Design Considerations**

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

#### When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of T0-220 and T0-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See AN0003: Printed Circuit Board Layout and Probing	


### **GaN Design Resources**

The complete technical library of GaN design tools can be found at <a href="mailto:transphormusa.com/design">transphormusa.com/design</a>:


- Evaluation kits
- Application notes
- · Design guides
- · Simulation models
- Technical papers and presentations

### Mechanical


### 3 Lead TO-263 Package



## Half-bridge Reference Schematic and PCB Layout



Half-bridge layout Sample (Top Layer)



### Half-bridge layout Sample (Bottom Layer)

