Intel

MAX® 10 Field Programmable Gate Array (FPGA) IC 130 110592 2000 169-LFBGA  

Description

MAX® 10 devices are single-chip, non-volatile low-cost programmable logic devices (PLDs) to integrate

the optimal set of system components.

The highlights of the MAX 10 devices include:

• Internally stored dual configuration flash

• User flash memory

• Instant on support

• Integrated analog-to-digital converters (ADCs)

• Single-chip Nios II soft core processor support

MAX 10 devices are the ideal solution for system management, I/O expansion, communication control

planes, industrial, automotive, and consumer applications.

Supporting Feature

Secure on-die flash memory enables device configuration in less than 10 ms

• Single device integrating PLD logic, RAM, flash memory,digital signal processing (DSP), ADC, phase-locked loop

(PLL), and I/Os

• Small packages available from 3 mm × 3 mm

• Sleep mode—significant standby power reduction and resumption in less than 1 ms

• Longer battery life—resumption from full power-off in less than 10 ms

Built on TSMC's 55 nm embedded flash process technology

• Quartus® Prime Lite edition (no cost license)

• Qsys system integration tool

• Digital Signal Processing (DSP) Builder

• Nios® II Embedded Design Suite (EDS)

How to choose FPGA for your project?

Cyclone® Field Programmable Gate Array (FPGA) IC 233 294912 20060 324-BGA

Introduction

The Cyclone® field programmable gate array family is based on a 1.5-V,

0.13-μm, all-layer copper SRAM process, with densities up to

20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like

phase-locked loops (PLLs) for clocking and a dedicated double data rate

(DDR) interface to meet DDR SDRAM and fast cycle RAM (FCRAM)

memory requirements, Cyclone devices are a cost-effective solution for

data-path applications. Cyclone devices support various I/O standards,

including LVDS at data rates up to 640 megabits per second (Mbps), and

66- and 33-MHz, 64- and 32-bit peripheral component interconnect (PCI),

for interfacing with and supporting ASSP and ASIC devices. Altera also

offers new low-cost serial configuration devices to configure Cyclone

devices.

Features

The Cyclone device family offers the following features:

■ 2,910 to 20,060 LEs, see Table 1–1

■ Up to 294,912 RAM bits (36,864 bytes)

■ Supports configuration through low-cost serial configuration device

■ Support for LVTTL, LVCMOS, SSTL-2, and SSTL-3 I/O standards

■ Support for 66- and 33-MHz, 64- and 32-bit PCI standard

■ High-speed (640 Mbps) LVDS I/O support

■ Low-speed (311 Mbps) LVDS I/O support

■ 311-Mbps RSDS I/O support

■ Up to two PLLs per device provide clock multiplication and phase

shifting

■ Up to eight global clock lines with six clock resources available per

logic array block (LAB) row

■ Support for external memory, including DDR SDRAM (133 MHz),

FCRAM, and single data rate (SDR) SDRAM

■ Support for multiple intellectual property (IP) cores, including

Altera® MegaCore® functions and Altera Megafunctions Partners

Program (AMPPSM) megafunctions.