Lattice Semiconductor Corporation

ECP5-5G Field Programmable Gate Array (FPGA) IC 205 3833856 84000 381-FBGA

General Description

The ECP5™/ECP5-5G™ family of FPGA devices is optimized to deliver high performance features such as an enhanced DSP

architecture, high speed SERDES (Serializer/Deserializer), and high speed source synchronous interfaces, in an economical

FPGA fabric. This combination is achieved through advances in device architecture and the use of 40 nm technology

making the devices suitable for high-volume, high-speed, and low-cost applications.

The ECP5/ECP5-5G device family covers look-up-table (LUT) capacity to 84K logic elements and supports up to 365 user

I/O. The ECP5/ECP5-5G device family also offers up to 156 18 x 18 multipliers and a wide range of parallel I/O standards.

The ECP5/ECP5-5G FPGA fabric is optimized high performance with low power and low cost in mind. The ECP5/ ECP5-5G

devices utilize reconfigurable SRAM logic technology and provide popular building blocks such as LUT-based logic,

distributed and embedded memory, Phase-Locked Loops (PLLs), Delay-Locked Loops (DLLs), pre-engineered source

synchronous I/O support, enhanced sysDSP slices and advanced configuration support, including encryption and dual-boot

capabilities.

The pre-engineered source synchronous logic implemented in the ECP5/ECP5-5G device family supports a broad range of

interface standards including DDR2/3, LPDDR2/3, XGMII, and 7:1 LVDS.

The ECP5/ECP5-5G device family also features high speed SERDES with dedicated Physical Coding Sublayer (PCS) functions.

High jitter tolerance and low transmit jitter allow the SERDES plus PCS blocks to be configured to support an array of

popular data protocols including PCI Express, Ethernet (XAUI, GbE, and SGMII) and CPRI. Transmit De-emphasis with

pre- and post-cursors, and Receive Equalization settings make the SERDES suitable for transmission and reception over

various forms of media.

The ECP5/ECP5-5G devices also provide flexible, reliable and secure configuration options, such as dual-boot capability,

bit-stream encryption, and TransFR field upgrade features.

ECP5-5G family devices have made some enhancement in the SERDES compared to ECP5UM devices. These enhancements

increase the performance of the SERDES to up to 5 Gb/s data rate.

The ECP5-5G family devices are pin-to-pin compatible with the ECP5UM devices. These allows a migration path for you to

port designs from ECP5UM to ECP5-5G devices to get higher performance.

The Lattice Diamond™ design software allows large complex designs to be efficiently implemented using the ECP5/ECP5-5G

FPGA family. Synthesis library support for ECP5/ECP5-5G devices is available for popular logic synthesis tools. The

Diamond tools use the synthesis tool output along with the constraints from its floor planning tools to place and route the

design in the ECP5/ECP5-5G device. The tools extract the timing from the routing and back-annotate it into the design for

timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) modules for the ECP5/ECP5-5G family. Byusing these

configurable soft core IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design,

increasing their productivity.

Features

• Higher Logic Density for Increased System Integration

      12K to 84K LUTs

      197 to 365 user programmable I/O

• Embedded SERDES

      270 Mb/s, up to 3.2 Gb/s, SERDES interface (ECP5)

      270 Mb/s, up to 5.0 Gb/s, SERDES interface (ECP5-5G)

      Supports eDP in RDR (1.62 Gb/s) and HDR

      (2.7 Gb/s)

      Up to four channels per device: PCI Express, Ethernet (1GbE, SGMII, XAUI), and CPRI

• sysDSP™

      Fully cascadable slice architecture

      12 to 160 slices for high performance multiply and accumulate

      Powerful 54-bit ALU operations

      Time Division Multiplexing MAC Sharing

      Rounding and truncation

      Each slice supports

            Half 36 x 36, two 18 x 18 or four 9 x 9 multipliers

            Advanced 18 x 36 MAC and 18 x 18 Multiply-Multiply-Accumulate (MMAC) operations

• Flexible Memory Resources

      Up to 3.744 Mb sysMEM™ Embedded Block

      RAM (EBR)

      194K to 669K bits distributed RAM

• sysCLOCK Analog PLLs and DLLs

      Four DLLs and four PLLs in LFE5-45 and LFE5-85; two DLLs and two PLLs in LFE5-25 and LFE5-12

• Pre-Engineered Source Synchronous I/O

      DDR registers in I/O cells

      Dedicated read/write levelling functionality

      Dedicated gearing logic

      Source synchronous standards support

      ADC/DAC, 7:1 LVDS, XGMII

      High Speed ADC/DAC devices

      Dedicated DDR2/DDR3 and LPDDR2/LPDDR3 memory support with DQS logic, up to 800 Mb/s data-rate

• Programmable sysI/O™ Buffer Supports Wide Range of Interfaces

      On-chip termination

      LVTTL and LVCMOS 33/25/18/15/12

      SSTL 18/15 I, II

      HSUL12

      LVDS, Bus-LVDS, LVPECL, RSDS, MLVDS

      subLVDS and SLVS, SoftIP MIPI D-PHY receiver/transmitter interfaces

• Flexible Device Configuration

      Shared bank for configuration I/O

      SPI boot flash interface

      Dual-boot images supported

      Slave SPI

      TransFR™ I/O for simple field updates

• Single Event Upset (SEU) Mitigation Support

      Soft Error Detect – Embedded hard macro

      Soft Error Correction – Without stopping user operation

      Soft Error Injection – Emulate SEU event to debug system error handling

• System Level Support

      IEEE 1149.1 and IEEE 1532 compliant

      Reveal Logic Analyzer

      On-chip oscillator for initialization and general use

      V core power supply for ECP5, 1.2 V core power supply for ECP5UM5G

How to choose FPGA for your project?

PDF