NXP USA Inc.

S12Z S12 MagniV Microcontroller IC 16-Bit 32MHz 16KB (16K x 8) FLASH 32-QFN-EP (5x5)

Introduction

The MC9S12ZVL-Family is an automotive 16-bit microcontroller family using the180nm NVM+UHV

technology that offers the capability to integrate 40V analog components. This family reuses many

features from the existing S12 portfolio. The particular differentiating features of this family are the

enhanced S12Z core and the integration of “high-voltage”analog modules, including the voltage regulator

(VREG) and a Local Interconnect Network (LIN) physical layer.

The MC9S12ZVL-Family includes error correction code (ECC) on RAM, FLASH and EEPROM for

diagnostic or data storage, a fast analog-to-digital converter (ADC) and a frequency modulated phase

locked loop (IPLL) that improves the EMC performance. The MC9S12ZVL-Family delivers an optimized

solution with the integration of several key system components into a single device, optimizing system

architecture and achieving significant space savings. TheMC9S12ZVL-Family delivers all the advantages

and efficiencies of a 16-bit MCU while retaining the low cost, power consumption, EMC, and code-size

efficieney advantages currently enjoyed by users of existing S12 families. The MC9S12ZVL-Family is

available in 48-pin, 32-pin LQFP and 32-pin QFN-EP. In addition to the I/O ports available in each

module, further I/O ports are available with interrupt capability allowing wake-up from stop or wait

modes.

The MC9S12ZVL-Family is a general-purpose family of devices suitable for a wide range of applications.

The MC9S12ZVL-Family is targeted at generic automotive applications requiring LIN connectivity.

Typical examples of these applications include switch panels and body endpoints for sensors.

Chip-Level Features

On-chip modules available within the family include the following features:

·S12Z CPU core

·128, 96, 64, 32, 16 or 8 KB on-chip flash with ECC

·2048,1024,128 byte EEPROM with ECC

·8192,4096, 1024 or 512 byte on-chip SRAM with ECC

·Phase locked loop (IPLL) frequency multiplier with internal filter

·1 MHz internal RC oscillator with +/-1.3% accuracy over rated temperature range

·4-20MHz amplitude controlled pierce oscillator

·Internal COP (watchdog) module

·analog-to-digital converter (ADC) with 10-bit or 12-bit resolution and up to 10 channels available

on external pins and Vbg (bandgap) result reference

·PGA module with two input channels

·One 8-bit 5V digital-to-analog converter (DAC)

·One analog comparators (ACMP) with rail-to-rail inputs

·MSCAN(1Mbit/s, CAN2.0 A, B software compatible) module

·One serial peripheral interface (SPI) module

·One serial communication interface (SCI) module with interface to internal LIN physical layer

transceiver (with RX connected to a timer channel for frequency calibration purposes, if desired)

·Up to one additional SCI (not connected to LIN physical layer)

·One on-chip LIN physical layer transceiver fully compliant with the LIN 2.2 standard

·6-channel timer module (TIM0) with input capture/output compare

·2-channel timer module (TIM1) with input capture/output compare

·Inter-IC (IIC) module

·8-channel Pulse Width Modulation module (PWM)

·On-chip voltage regulator (VREG) for regulation of input supply and all internal voltages

·Autonomous periodic interrupt (API), supports cyclic wakeup from Stop mode

·Pins to support 25mA drive strength to VSSX

·Pin to support 20mA drive strength from VDDX (EVDD)

·High Voltage Input (HVI)

·Supply voltage sense with low battery warning

·On-chip temperature sensor, temperature value can be measured with ADC or can generate a high

temperature warning

· Up to 23 pins can be used as keyboard wake-up interrupt (KWI)

S12Z S12 MagniV Microcontroller IC 16-Bit 50MHz 64KB (64K x 8) FLASH 64-HLQFP (10x10)

Introduction

The MC9S12ZVM-Family is an automotive 16-bit microcontroller family using the NVM + UHV

technology that offers the capability to integrate 40 V analog components. This family reuses many

features from the existing S12/S12X portfolio. The particular differentiating features of this family are the

enhanced S12Z core, the combination of dual-ADC synchronized with PWM generation and the

integration of “high-voltage” analog modules, including the voltage regulator (VREG), Gate Drive Unit

(GDU) and a Local Interconnect Network (LIN) physical layer. These features enable a fully integrated

single chip solution to drive up to 6 external power MOSFETs for BLDC or PMSM motor drive

applications.

The MC9S12ZVM-Family includes error correction code (ECC) on RAM and flash memory, EEPROM

for diagnostic or data storage, a fast analog-to-digital converter (ADC) and a frequency modulated phase

locked loop (IPLL) that improves the EMC performance. The MC9S12ZVM-Family delivers an

optimized solution with the integration of several key system components into a single device, optimizing

system architecture and achieving significant space savings. The MC9S12ZVM-Family delivers all the

advantages and efficiencies of a 16-bit MCU while retaining the low cost, power consumption, EMC, and

code-size efficiency advantages currently enjoyed by users of existing S12(X) families. The

MC9S12ZVM-Family is available in different pin-out options, using the 64-pin LQFP-EP and 48-pin

LQFP-EP packages to accommodate LIN, CAN and external PWM based application interfaces. In

addition to the I/O ports available in each module, further I/O ports are available with interrupt capability

allowing wake-up from stop or wait modes.

The MC9S12ZVM-Family is a general-purpose family of devices suitable for a range of applications,

including:

• 3-phase sensorless BLDC motor control for

— Fuel pump

— Water pump

— Oil pump

— A/C compressor

— HVAC blower

— Engine cooling fan

— Electric vehicle battery cooling fan

• Brush DC motor control requiring driving in 2 directions, along with PWM control for

— Reversible wiper

— Trunk opener

Chip-Level Features

On-chip modules available within the family include the following features:

• S12Z CPU core

• 128, 64, 32 or 16KB on-chip flash with ECC

• 512 or128 byte EEPROM with ECC

• 8, 4 or 2 KB on-chip SRAM with ECC

• Phase locked loop (IPLL) frequency multiplier with internal filter

• 1 MHz internal RC oscillator with +/-1.3% accuracy over rated temperature range

• 4-20MHz amplitude controlled pierce oscillator

• Internal COP (watchdog) module

• 6-channel, 15-bit pulse width modulator with fault protection (PMF)

• Low side and high side FET pre-drivers for each phase

— Gate drive pre-regulator

— LDO (Low Dropout Voltage Regulator) (typically 11V)

— High side gate supply generated using bootstrap circuit with external diode and capacitor

— Sustaining charge pump with two external capacitors and diodes

— High side drain (HD) monitoring on internal ADC channel using HD/5 voltage

• Two parallel analog-to-digital converters (ADC) with 12-bit resolution and up to 9 channels

available on external pins

• Programmable Trigger Unit (PTU) for synchronization of PMF and ADC

• One serial peripheral interface (SPI) module

• One serial communication interface (SCI) module with interface to internal LIN physical layer

transceiver (with RX connected to a timer channel for frequency calibration purposes, if desired)

• Up to one additional SCI (not connected to LIN physical layer)

• On-chip LIN physical layer transceiver fully compliant with the LIN 2.2 standard

(S12ZVML versions)

• One High Voltage physical interface. (S12ZVM32, S12ZVM16 versions only)

• 4-channel timer module (TIM) with input capture/output compare

• MSCAN (1 Mbit/s, CAN 2.0 A, B software compatible) module

• On-chip voltage regulator (VREG) for regulation of input supply and all internal voltages

— Optional VREG ballast control output to supply an external CAN physical layer

• Two current sense circuits for overcurrent detection or torque measurement

• Autonomous periodic interrupt (API)

• 20mA high-current output for use as Hall sensor supply

• Supply voltage sense with low battery warning

• Chip temperature sensor